IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of:

Joel Hatsch et al.

Serial No.: 10/735,956

Filing Date: December 15, 2003

Title: 6-To-3 Bit Carry-Save Adder

Group Art Unit: 2182

Examiner:

Attny. Docket No. 068758.0151

Client Ref.: I0246US/lg/pp

Mail Stop Missing Parts Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 CERTIFICATE OF MAILING VIA EXPRESS MAIL

Pursuant to 37 C.F.R. \S 1.10, I hereby certify that I have information and a reasonable basis for belief that this correspondence will be deposited with the U.S. Postal Service as Express Mail Post Office to Addressee, on the date below, and is addressed to:

MAIL STOP MISSING PARTS
COMMISSIONER FOR PATENTS

P.O. Box 1450

ALEXANDRIA, XA 22313-1450

EXPRESS MAIL LABEL: EV449863400US DATE OF MAILING: APRIL 5, 2004

INFORMATION DISCLOSURE STATEMENT

Sir:

Applicants respectfully request, pursuant to 37 C.F.R. §§1.56, 1.97 and 1.98, that the art listed on the attached PTO-1449 form be considered and cited in the examination of the above-identified application. A copy of the cited art is enclosed for the convenience of the Examiner.

Furthermore, pursuant to 37 C.F.R. §§1.97(g) and (h), no representation is made that these references are material to the patentability of the present application.

As the Information Disclosure Statement is being submitted before the mailing of the first office action on the merits, Applicants believe that no fee is required. If a fee is required, please accept this transmittal as a petition therefor and charge any fee to Baker Botts L.L.P. (formerly, Baker & Botts, L.L.P.) Deposit Account No. 02-0383, Order No. (068758.0151) for any other charges necessary for the filing of this Information Disclosure Statement.

BAKER BOTTS L.L.P. (0236#0)

Date: April 5, 2004

By: Andreas H. Grabert

(Limited recognition 37 C.F.R. §10.9)

One Shell Plaza

910 Louisiana Street

Houston, Texas 77002-4995

Telephone:

713.229.1964

Facsimile:

713.229.7764

AGENT FOR APPLICANTS

Intermation Disclosure Citation on in an Application			Application No. 10/735,956	A	Applicant(s): Joel Hatsch et al.				
			Docket Number		Group Art Unit		Filing Date		
R 0 5			068758.0151			2182	December 1	5, 200	
	18		U.S. PATENT DOCUMENT	rs					
RADEN	DOCUMENT NO.	DATE	NAME	С	LASS	SUBCLAS	s FILING	FILING DATE	
1	3,757,098	09-04-73	Wright		235	175	05-1	05-12-72	
2	5,504,915	04-02-96	Rarick		395	800	08-0	08-05-93	
3	6,345,286	02-05-02	Dhong et al.	708		708	8 10-30-98		
	,	,	PODELCN BATENT DOCUM	anire .					
1	FOREIGN PATENT DOCUMENTS						TRANSI	ATIO	
	DOCUMENT NO.	DATE	COUNTRY	C	LASS	SUBCLAS	S YES	NO	
ļ	·				_	34			
								-	
			NON-PATENT DOCUMENT	rs				<u> </u>	
	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)							DATE	
4	P.J. Song, et al.; "Circuit and Architecture Trade-Offs for High-Speed Multiplication; IEEE Journal of Solid-State Circuits; New York, US, Vol. 26, No. 9, pp. 1184-1198							09-01-91	
5	Zhongde Wang, et al.; "An Architecture for Parallel Multipliers"; IEEE Comp. Soc., Press, US, vol. 1, pp. 403-407							11-1991	
6	J.V. Salmon et al.; "Syntactic translation and logic synthesis in Gatemap"; IEEE Proceedings E. Computers & Digital Techniques; Institution of Electrical Engineers, Stevenage, GB; vol. 136; No. 4, part E, pp. 321-328							07-01-89	
7	Dinesh Somasekhar et al.; "Differential Current Switch Logic: A Low Power DCVS Logic Family"; IEEE Journal of Solid-State Circuits; IEEE Inc., New York, Vol. 31, No. 7, pp. 981-991							07-10-96	
MINER DATE CONSIDERED									